FPGA-in-the-loopAcceleration of verification

MathWorks introduces new features in HDL Verifier to accelerate verification through FPGA-in-the-loop (FIL). Thanks to the new FIL functions, faster communication with the FPGA board and simulation at a higher clock frequency should be possible.