zuruck zur Themenseite

Articles and background information on the topic

MathWorks GmbH

Advertisement

FPGA-in-the-loop

Acceleration of verification

MathWorks introduces new features in HDL Verifier to accelerate verification through FPGA-in-the-loop (FIL). Thanks to the new FIL functions, faster communication with the FPGA board and simulation at a higher clock frequency should be possible.

read more...

Commissioning

Virtual and in advance

Putting machines and systems into virtual operation before they are physically set up saves companies time and money. There are a number of aspects to consider during implementation: from modeling the machine model to displaying the results.

read more...
Advertisement
Advertisement
Back to home